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Abstract: We consider the problem of synthesizing correct-by-construction globally asyn-
chronous, locally synchronous (GALS) implementations from modular synchronous specifications.
This involves the synthesis of asynchronous wrappers that drive the synchronous clocks of the
modules and perform input reading in such a fashion as to preserve, in a certain sense, the global
properties of the system. Our approach is based on the weakly endochronous synchronous model,
which gives criteria guaranteeing the existence of simple and efficient asynchronous wrappers. We
focus on the transformation (by means of added signalling) of the synchronous modules of a mul-
ticlock synchronous specification into weakly endochronous modules, for which simple and efficient
wrappers exist.
(Résumé : tsvp)
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Compilation modulaire de systèmes insensibles à la latence à
partir de spécifications synchrones multi-horloges
1 Introduction
Inspired by the concepts and practice of digital circuit design and automatic control, the syn-
chronous approach has been used in the design of reactive real-time embedded software since the
late ’80s to facilitate the specification and analysis of control-dominated systems.
Provided that a few high-level constraints ensure compliance with the synchrony hypothesis,
the designer can forget about timing and communication issues and concentrate on functionality.
The synchronous model features deterministic concurrency and simple composition mechanisms
facilitating the incremental development of large systems.
However, the problem of correctly implementing a synchronous specification does remain [?]. In
particular, difficulties arise when the target implementation architecture has a distributed nature
that does not match the synchronous assumption because of large variance in computation and
communication speeds and because of the difficulty of maintaining a global notion of time. This
is increasingly the case in complex microprocessors and Systems-on-a-Chip (SoC), and for many
important classes of embedded applications in avionics, industrial plants, and the automotive in-
dustry.
Gathering advantages of both the synchronous and asynchronous approaches, the Globally
Asynchronous Locally Synchronous (GALS) architectures are emerging as an architecture of choice
for implementing complex specifications in both hardware and software. In a GALS system, locally-
clocked synchronous components are connected through asynchronous communication lines. Thus,
unlike for a purely asynchronous design, the existing synchronous tools can be used for most of the
development process, while the implementation can exploit the more efficient/unconstrained/requi-
red asynchronous communication schemes.
Contributions In this paper, we consider the synthesis of correct and efficient GALS implemen-
tations for high-level, modular, synchronous specifications. This operation, also called desynchro-
nization [?], involves the construction of asynchronous wrappers that satisfy 3 key properties:
• predictability – As the synchronous paradigm is often used in the development of safety-critical
systems, input reading and the system itself must be deterministic, or at least predictable.
• semantics preservation – The GALS implementation must preserve the semantics of the syn-
chronous specification (the set of asynchronous observations of synchronous traces must co-
incide with the set of traces of the GALS implementation).
• efficiency – The GALS implementation must minimize communication and component activa-
tion by taking into account as much as possible functioning modes and internal concurrency,
and by allowing multi-rate computation.
Our approach is based on the micro-step atomata theory of [?], which gives high-level, implementation-
independent conditions guaranteeing that simple asynchronous wrappers (e.g. wrappers that trigger
a fireable reaction as soon as the needed input is available) produce correct and efficient GALS
implementations. We therefore factor the synthesis problem into (1) a high-level, implementation-
independent phase insuring the weak endochrony of the synchronous components and the absence
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of deadlocks of the specification and (2) the actual wrapper synthesis phase, highly simplified by
the high-level assumptions.
We focus on the analysis and the transformation of high-level modular synchronous and multi-
clocked specifications (written in languages such as Signal, Lustre, or Esterel) to ensure the weak
endochrony and absence of deadlocks. We define a new intermediate representation for synchronous
programs, which does not suffer from the state explosion problem of the microstep automata of
the weakly endochronous synchronous model (so that real-life systems can be represented and
analyzed). At this level, we define symbolic analysis and synthesis algorithms that ensure the
needed properties by means of added signalling.
Previous work Since the pioneering work of Caspi et al. [?], related approaches to implementing
modular synchronous specifications on asynchronous architectures have explored many directions
and models based on Kahn process networks (KPN), on (generalized) latency-insensitive systems
(LIS), and on (micro-step, weakly) endo-isochronous systems. All approaches follow the same
pattern as we do, trying to automatically distribute the components of a synchronous specification
by the construction of wrappers ensuring global synchronization properties.
Related approaches have significant differences. The goal of the KPN-based approach [?] is
the predictability (I/O determinism) of the implementation, but it does not offer means to reason
about semantics preservation. Latency insensitive design [?] and its variants aim at dissociating
computation and communication in the development of complex systems on a chip (by making the
behavior of the system independent from the latency of the different communication lines). The
proposed communication protocols effectively simulate a single-clock system, which is inefficient,
but simplifies implementation.
More closely related to our work are the results based on endo/isochronous systems and their
variants. The main goal here is to provide conditions guaranteeing correct desynchronization at
the design abstraction level of the synchronous model. Differences between approaches regard
their ability to represent different aspects of the system (execution modes, concurrency, causality,
communication through read-write primitives) in order to support realistic and efficient implemen-
tations.
The model of Benveniste et al. [?] accounts for execution modes and inter-component concur-
rency, but it is defined in a non-causal framework making it difficult to represent intra-component
concurrency and achieve compositionality. A variant of the notion of endochrony has a central place
in the compilation of the synchronous language Signal [?] and further refined by the principles of
finite-flow preservation in [?] for GALS architectures verification purposes.
We shall also mention the quasi-synchronous approach of Caspi in [?], the loosely time-triggered
systems of Caspi et al. [?], the flow-invariance approach of [?], which guarantee synchronization and
semantics preservation properties based on sampling constraints relating the clocks of the different
components and communication lines of a distributed implementation.
The results presented in this paper are based on the recent results [?], presented in section ??
and ??, and provide the first actual implementation of these concepts. Finally, an important inspira-
tion in our work comes from the large corpus of works concerning the development of asynchronous
and GALS digital circuits.
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Outline In the remainder, Section ?? gives an informal outline of the issues considered in this
paper centered on the Signal formalism. Sections ?? and ?? present our framework to reason
on synchrony, causality, and asynchronous implementation correctness. To exemplify the use of
the model, Section ?? defines the first micro-step operational semantics of the Signal synchronous
language.
The main contribution of the paper is presented in Sections ??-??. Section ?? introduces a new
intermediate representation for synchronous programs that is used to check weak endochrony (of
modules) and deadlock-freedom (of architectures), Section ??, and to synthesis latency insensitive
code, Sections ??.
2 Position of the problem
We position the problem by considering multi-clocked synchronous (or polychronous) specifica-
tions declared in the data-flow formalism Signal. A Signal process consists of the simultaneous
composition of equations on signals that partially relate them with respect to an abstract timing
model.
Polychrony In Signal [?], a process p is an infinite loop that consists of the synchronous com-
position p |q of simultaneous equations x = y f z over signals noted x, y, z. Restricting the lexical
scope of a signal name x to a process p is noted p/x.
p, q ::= (x = y f z) | p |q | p/x
A network of synchronous processes is noted P and P ‖ Q stands for the asynchronous composition
of P and Q.
P,Q ::= p |P ‖ Q
Equations Equations x = y f z define partially-ordered timing relations between input and out-
put signals. There are three primitive operators in Signal: delay, sampling and merge. A delay
equation x = y pre v initially defines the signal x by the value v and then by the previous value of
the signal y. In a delay equation, the signals x and y are assumed to be synchronous, i.e., either
simultaneously present or simultaneously absent at all times.
A sampling x = y when z defines x by y when z is true and both y and z are present. In a
sampling equation, the output signal x is present iff both input signals y and z are present and z
holds the value true. A merge x = y default z defines x by y when y is present and by z otherwise.
In a merge equation, the output signal is present iff either of the input signals y or z is present.
We observe that signals defined by the sampling and merge equations are partially synchronized:
they do not declare any synchronization relation between their input signals y and z.
Structure The structuring element of a Signal specification is a process. A process accepts
input signals, possibly from different clock domains, and produces output signals when needed. A
process is hierarchically decomposed into sub-processes to structurally describe the functionalities
of a system.
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An example As a example, we consider a simple crossbar switch. Its interface is composed of
two input data signals y1 and y2 and a reset input signal r. Data signals are routed along the
output data signals x1 and x2 upon the internal state s of the switch. The state is toggled using
the reset signal by the functionality toggle(s, r). Data is routed along an output signal x from two
possible input sources y1 or y2 upon depending on the value of s by two instance of the functionality
x = route(s, y1, y2).
r
$$I
II
II
I y1

y2 // switch //

x2
x1
(x1, x2) = switch(y1, y2, r)
def
=


toggle(s, r)
|x1 = route(s, y1, y2)
|x2 = route(s, y2, y1)

 /s
The subprocess toggle defines the signal s that reflects the current state of the switch. It reads the
previous value v of s with s pre true . If r is present and true, then it sends not v along s and else
v (if r is either absent or false).
toggle(s, r)
def
= (s = ( not (s pre true )when r) default (s pre true ))
The subprocess route selects which of the values v and w of its input signals y or z to send along
its output signal x depending on the boolean signal s. If s is present and true, it chooses v and
else, if s is present and false, it chooses w.
x = route(s, y, z)
def
= (x = (y when s) default (z when not s))
Remember that data-flow equations in Signal partially synchronize input and output signals. In
the route process, this implies that none of the signals y, z and s are synchronized, and that the
output signal x is present iff either y is present and s true or z is present and s false.
The issue We easily observe that the switch is sensitive to latency by composing it with the
following test sequence alternating y2 and y1 synchronized to r. The synchronous composition of
the switch with the test process can only produce one possible trace (up to stuttering) by relying
to the implicit synchronization relation linking the signals r, y1,2 and x1,2.
test : t1 t2 t3 t4
y1 : 1 1
y2 : 1 1
r : 1 1
test |switch : t1 t2 t3 t4
x1 : 1 1
x2 : 1 1
By contrast, the asynchronous composition test ‖ switch has many possible (and non stuttering-
equivalent) traces in the absence of these relation between the data input signals y1,2 and the reset
signal r.
test ‖ switch : t1 t2 t3 t4
x1 : 1
x2 : 1 1 1
. . .
t1 t2 t3 t4
x1 : 1 1
x2 : 1 1
. . .
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Desynchronization The topics of desynchronization addresses this very issue. It consists of
interfacing the processes switch and test with automatically synthesized protocols ensuring a flow
of information that is not sensitive to communication latency. In the related work, this is achieved
by imposing local timing constraints and global synchronizations.
• Local timing constraints are imposed to individual processes to provide a guarantee of en-
dochrony. Endochrony is the property of a process that is capable of reconstructing the the
presence/absence status of all its signals starting from a set of asynchronous input streams.
In the case of the switch, a way to impose endochrony consists of adding two input signals
z1,2, synchronized to r and s and that hold the value true iff y1,2 are present. The syntax
x sync y defines a synchronization relation x̂ = ŷ between the clocks x̂ and ŷ of x and y. An
unary whenx stands for the clock x.
wrap(r, s, yi, zi)
def
= ((zi sync r sync s) |(yi sync when zi))
• Global synchronizations are imposed by an ad-hoc protocol to exchange clocks between indi-
vidual processes so as to provide a guarantee of isochrony (isochronous processes communicate
endochronously by exchanging a master communication clock). In the case of the switch and
test processes, isochrony is achieved by pacing all communications to the signal z.
The main drawback of this technique is that it is not compositional: the interfaces and pro-
tocols specifically built for the switch and the test functions need to be regenerated every time a
functionality is added to the system.
Our approach The aim of the present article is to look at the issue of desynchronization in a
radically different way by considering the theory of weakly-endochronous micro-step automata [?].
This theory provides a compositional way to locally weaken the constraints under which a process is
guaranteed to be robust to communication latency. Consequently, clock exchange rates are globally
reduced. The proposed technique focuses on the synthesis of weakly endochronous modules as
its applications largely escape the specific topics of desynchronization and allow for the separate
compilation and static or dynamic scheduling of synchronous processing units.
3 Model of micro-step automata
We start our presentation with a summary of the theory under consideration. The micro-step
automata theory under consideration is a particular class of concurrent automata equipped with
synchronous product and synchronous and asynchronous FIFO models allowing to represent com-
putation and communication causality as well as communication through read/write primitives
over given communication channels. A detailed description of this theory can be found in [?].
Micro-step automata Micro-step automata communicate through signals x ∈ X. The labels
l ∈ LX generated by the set of names X are represented by a partial map of domain from a set of
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signals X noted vars(l) to a set of values V ⊥ = V ∪{⊥} and tags. The label ⊥ denotes the absence
of communication during a transition of the automaton.
We note l′ ≤ l iff there exists l′′ disjoint from l′ such that l = l′ ∪ l′′ and then l \ l′ = l′′. We say
that l and l′ (resp. t and t′) are compatible, written l ./ l′, iff l(x) = l′(x) for all x ∈ vars(l)∩vars(l′)
and, if so, note l ∪ l′ their union. We write supp(l) = {x ∈ X | l(x) 6= ⊥} for the support of a label
l and ⊥X for the empty support.
Definition 1 An automaton A = (s0, S,X,→) is defined by an initial state s0, a finite set of states
S noted s or x = v, labels LX and by a transition relation → on S × LX × S.
The product A1 ⊗A2 of Ai = (s
0
i , Si, Xi,→i) for 0 < i ≤ 2 is defined by ((s
0
1, s
0
2), S1 × S2, X1 ∪
X2,→) where (s1, s2) →
l (s′1, s
′
2) iff si →
l|Xi s′i for 0 < i ≤ 2 and l|Xi the projection of l on Xi.
An automaton A = (s0, S,X,→) is concurrent iff s →⊥ s for all s ∈ S and if s →l s′ and l′ ≤ l
then there exists s′′ ∈ S such that s →l
′
s′′ and s′′ →l\l
′
s′.
Synchronous automata Synchronous automata account for primitive communications using
read and write operations ondirected communication channels pairing variables x with directions
represented by tags.
Emitting a value v along a channel x is written !x = v and receiving it ?x = v. We write
vars(D) for the channel names associated to a set of directed channels D. The undirected or
untagged variables of a synchronous automaton are its clocks noted c.
Definition 2 A synchronous automaton (s0, S,X, c,→) of clock c ∈ X is a concurrent automaton
(s0, S,X,→) s.t.
1. s →l s implies l = c or c 6≤ l
2. s0 →c s0
3. s →c s′ implies s′ →c s′
4. if si−1 →
li si and li 6= 1 for 0 < i, j ≤ n then vars(li) ∩ vars(lj) = ∅ iff i 6= j.
We assume that a channel x connects at most one emitter with at most one receiver. Multicast
will however be used in examples and is modeled by substituting variable names (one !x = v and
two ?x = w1,2 will be substituted by two !x = v, !x2 = v and two ?x = w1 ?x2 = w2 by introducing
a local signal x2).
For an automaton A, we define a trace t ∈ T = L∗X by a finite sequence of labels, write |t| for
its length and refer to ti as the ist label in t and TA(s) as the set of traces accessible by A from
state s.
For a synchronous automaton of clock c, we write s →∗t s
′ iff there exists a series (si)0≤i≤n with
n = |t| such that s0 = s, si−1 →
ti si for 0 < i ≤ n and sn = s
′. We note s0 
t s iff s →∗t s
′ with
ti 6= c for 0 < i ≤ |t| and s|t| →
c s.
Composition of automata The composition of automata is defined by synchronized product,
using first-in-first-out buffer models to represent communication through synchronous and asyn-
chronous channels.
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Synchronous communication is modeled using 1-place synchronous FIFO buffers. The syn-
chronous FIFO of clock c and channel x is noted sfifoxc and the asynchronous FIFO buffer of
channel x is written afifox.
A synchronous FIFO buffer serializes the emission event !x = v followed by the receipt event
?x = v within the same transition (the clock tick c occurs after). Silent transitions si →
⊥ si for
0 ≤ i ≤ 2 are left implicit as sfifoxc is assumed to be a concurrent automaton.
sfifoxc
def
=
(
s0, {s0..2}, {?x, !x, c}, c, s0c 77
!x=v// s1
?x=v// s2
c
``
)
The model of an unbounded and asynchronous FIFO buffer is similarly defined by the repeti-
tion of the communication pattern of the synchronous buffer and by induction on its storage size
represented by a word w ∈ V ∗.
afifox
def
=
(
ε, V ∗,∪v∈V {?x = v, !x = v} ,
∪n≥0
{
vw
?x=v
−→w
!x=v
−→wv | v ∈ V, w ∈ V n
}
)
Two synchronous automata are composable if their tagged variables are mutually disjoint.
This rule enforces the point-to-point communication restriction previously mentioned and non-
overlapping of clocks.
The synchronous composition of two automata consists of its synchronous product with the
synchronous FIFO buffer model instantiated for all channels x common to the vocabulary of the
composed automata. The clocks c1,2 of both automata are synchronized to the clock c of the FIFO
(by the substitution Ai[c/ci] of ci by c in Ai).
Similarly, the asynchronous composition consists of the synchronous product of the composed
automata with instances of asynchronous FIFO buffers for all common channels x and, this time,
without clock synchronization.
Definition 3 Let Ai = (s
0
i , Si, Xi, ci,→i)i=1,2 be two composable synchronous automata and c a
clock and write A[c2/c1] for the substitution of c1 by c2 in A.
If A = (s, S,X, c, T ) then the restriction A/x is defined by (s, S,X/{x}, c, {s1 →
l/x s2 ∈ T
′ |
s1 →
l s2 ∈ T}.
The synchronous composition A1 |
cA2 is defined by the product of A1, of A2 and of a series of
synchronous FIFO buffers sfifoxc that are all synchronized at the same clock c.
A1 |
cA2 = (A1[c/c1]) ⊗


x∈vars(X2)
⊗
x∈vars(X1)
sfifoxc

⊗ (A2[c/c2])
The asynchronous composition A1 ‖ A2 is defined by the product of A1 and A2 with asynchronous
FIFO buffers afifox for all x ∈ vars(X1) ∩ vars(X2).
A1 |
cA2 = A1 ⊗


x∈vars(X2)
⊗
x∈vars(X1)
afifox

⊗ A2
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4 Micro-step semantics of Signal
Micro-step automata provide an expressive operational semantics framework for the multi-clocked
specification formalism Signal under consideration. We therefore detail the automata of some
operators presented in section ??.
• A delay equation p=def(x = y pre v0) corresponds to an automata composed of four micro-
states s0..3v and for each value v of the signal x and starting from an initial state s
0
v0 with the
initial value v0.
The automaton concurrently performs both receive ?y = w and send !x = v actions and then
issues a clock transition c to the state s0w where the next reaction takes place.
A(x=y pre v0) =









s0v0 , {s
0..3
v , | v ∈ V }, {x, y}, c,
⋃
v,w∈V









s1v
?y=w

s0vc 77
!x=v
??
?y=w 
?y=w!x=v
// s3v
c // s0w
s2v
!x=v
??


















• A sampling equation p=def(x = y when z) starts from its initial state s0 and concurrently
performs either of two receive actions ?y = v and ?z = w. If either y or z is absent or if z
equals 0 then the automaton performs a clock transition to the initial state s0.
Otherwise, it performs the send action !x = v. This means that x is causal to both y and z.
Notice that all intermediate states are parameterized with the value v under consideration.
A(x=y when z) =










s0, {s0..2, s3..5v | v ∈ V }, {x, y, z}, c,
⋃
v∈V








s5v
!x=v //
s4v
?z=1oo
c
  
?z=0 ''
s0
c

?z=1 //
?y=v
oo
?z=0
}}
s1
?y=v
//
c
~~
s3v
!x=voos2
c
OO


















• A merge equation p=def(x = y default z) performs two concurrent receive actions ?y = v and
?z = w. If y is present then the send action is always !x = v to s4. If only z is present (in s
2)
then the send action is !x = w to s4 before a clock transition back to s0.
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Otherwise the only choice is a silent transition at s0. Again, all intermediate states are
parameterized with the possible pairs (v, w) ∈ V 2.
A(x=y default z) =













s0, {s1v , s
2
w, s
3..4
v,w | v, w ∈ V }, {x, y, z}, c,
⋃
v,w∈V











s1v
?z=w
  
!x=v
!!
s0c 77
?y=v ??
?z=w

?y=v?z=w
// s3v,w
!x=v // s4v,w
c // s0
s2w
?y=v
>>
!x=w
==
























• Composition p |q or P ‖ Q and restriction p/x are defined by structural induction starting
from the previous axioms and by using equivalent composition concepts of the model of
micro-step automata.
Ap |q = Ap |
cAq Ap/x = (Ap)/x AP‖Q = AP ‖ AQ
Example 1 Despite the fact that micro-state automata expose many intermediate states to ade-
quately model causality, their synchronous composition does not necessarily yield to an explosion of
the state space (only macro-step transitions  do). As an example, consider the transition system
for the switch process (the notation yjxi stands for two micro-transitions ◦ →
?yj=v ◦ →!xj=v ◦).
The switch automaton consists of two, mirrored, structures that allow for concurrently receiving
y1 and y2 and transmitting them along x1 or x2 according to the mode s1 or s2, toggled using the
signal r.
Tswitch =









◦
y2x1

c

◦
y2x2

c
__
◦
c
++
s1
r
))
c

y1x2oo
y2x1
oo
y1x2y2x1
jj s2
r
ii
c

y1x1//
y2x2
//
y1x1y2x2
** ◦
c
kk
◦
y1x2
__
c
__
◦
y1x1
??
c










We easily observe the possibility of the switch to non-deterministically choose to either perform a
routing y1x1 or a toggle r from s
0 from desynchronized inputs y1 and r.
5 Formal properties
To address this issue, the property of weak endochrony [?] defines the class of deterministic micro-
automata which satisfy insensitivity to latency. Informally, weak endochrony is meet by a deter-
ministic automaton if three conditions are satisfied:
• Transitions sharing no variable are independent, e.g., suppose an automaton with two tran-
sitions to s with the label ?x and to s′ with the label ?y. Since x and y are distinct signals,
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the automaton should have the ability to perform both ?x and ?y actions simultaneously, or
?y from s, or ?x from s′, and arrive into the same final state.
if
s
◦
?x >>}}}}
?y 
??
??
s′
then
s
?y
  A
AA
A
◦
?x?y
// ◦
s′
?x
??
• Non contradictory transitions can be united, e.g., suppose the same actions as above, but
now followed by a clock transition 1 from s and s′. Then, similarly, the automaton should
have the ability to perform ?y during the transition following s and ?x from the transition
following s′ or both, simultaneously.
if
s 1 // ◦
◦
?x >>}}}}
?y 
??
??
s′
1 // ◦
then
s
?y
  A
AA
A ◦
?x // ◦
1
◦
?x?y
// ◦ 1 // ◦
s′
?x
??
◦
?y
// ◦
1
OO
• Choice does not change over time, e.g., suppose an automaton with a transition of label
?x = 0 and a series of transitions l1..n (not mentioning x) to the alternative label ?x = 1.
Then the automaton should equally be able to choose ?x = 1 first and ?x = 0 after l1..n.
if
◦ ◦
◦
?x=0 <<zzzzz
l1
// . . .
ln
// ◦
?x=1 ??~~~~ then
◦
?x=1
""D
DD
DD
l1 // . . . ln // ◦
?x=0
@
@@
@
◦ ◦
Formally,
Definition 4 Let us write s t iff there exists s′ such that s t s′. A micro-automaton A =
(s0, S,X, c,→) is weakly-endochronous iff it is synchronous and:
1. deterministic: if s →l s1 and s →
l s2 then s1 = s2
2. step-independent: if s →l1 s1, s →
l2 s2 and supp(l1) ∩ supp(l2) = ∅ then there exists s
′ such
that s1 →
l2 s′, s2 →
l1 s′ and s →l1∪l2 s′
3. clock-independent: s →c s′ implies
(a) if s
t
−→
∗
and c 6∈ supp(t) then s′
t
−→
∗
(b) if s t s′′ then s′ t s′′
(c) if s′ tt
′′
then s tt
′
and t′ ≤ t′′
(d) if s t and s t
′
and t ./ t′ then s t(t
′\t)
4. choice-independent: if supp(l1) = supp(l2), s
t1l1−→
∗
, s
t2l2−→
∗
and t1 ./ t2 then s
t1l2−→
∗
and s
t1l2−→
∗
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Example 2 The micro-step automaton of the switch happens to be (micro-step) deterministic but
it does not meet the criterion of step and clock independence in Definition ??. One has that:
2. s0 →
r s1, s0 →
y1x1 ◦ but not ◦ →r s′
3d. s0 →
c s0, s0 
y1x1 and s0 
r but not s0 
y1x1r
Process switch must be refined in a way to meet these properties. This will be the purpose of the
sections ?? and ?? on the analysis and validation of multi-clocked specifications.
We now state the property of weak isochrony by considering a series Ai = (s
0
i , Si, Xi, ci, Ti), 0 <
i ≤ n of composable synchronous automata and note B=def | c0<i≤nAi and C=
def ‖0<i≤n Ai their
synchronous and asynchronous compositions. Let TA(s) for the set of traces of an automaton A
starting from its state s,
• The injective morphism I from TB(s) to TC(Is) by induction on traces with I(ε) = ε, I(tt
′) =
I(t)I(t′), I(c) = c1...n and I(l) = l iff l 6= c.
• The desynchronization morphism D from TB(s) to TC (Is) by induction on traces with D(ε) =
ε, D(tt′) = D(t)D(t′), D(⊥) = ε and D(l) = l iff l 6= ⊥.
Next, let t v t′ iff D(t)|x is a prefix of D(t
′)|x for all x ∈ vars(t) and asynchronous equivalence t ∼ t
′
iff t ≤ t′ and t′ ≤ t. We say that C is a correct desynchronization of the synchronous specification
B iff, for all state s of C, and all traces t ∈ TB(Is) there exists t1 ∈ TC(Is) and t2 ∈ TB(s) such
that t v t1 ∼ It2
Definition 5 Let (Ai)0<i≤n be weakly endochronous automata, if the synchronous composition |
cAi, 0 <
i ≤ n is non-blocking (i.e. s →l s′ ⇒ s lt) then the (Ai)0<i≤n are weakly isochronous.
Weakly isochronous automata satisfy the desynchronization correctness criterion of [?].
Theorem 1 If the automata Ai, 0 < i ≤ n are weakly isochronous then their desynchronization is
correct.
6 Flow analysis
In order to define decision criteria, section ??, to validate the properties of definitions ?? and ??
and meet the property of theorem ??, we give an intermediate representation of multi-clocked
specification that exposes its control and data-flow properties for the purpose of their analysis.
A control and data-flow graph A process p is represented as a data-flow graph G. In this
graph, a vertex g is a data-flow relation that partially defined a clock or a signal. A signal vertex
c ⇒ x = f(y1..n) partially defines x by f(y1..n) at the clock c. We note ĝ the clock c of a signal
vertex g, use(g) its set of used signal names {y1..n}, def(g) its defined signal name x, vars(g) =
use(g)∪def(g) and fun(g) its function f , which can either be the identity, a boolean function (∧,∨
or ¬) or the delay operator pre .
G,H ::= g | (G |H) |G/x g, h ::= x̂ = e | c ⇒ x = f(y1..n)
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Clocks A clock vertex x̂ = e defines a relation between two clocks. A clock c defines a condition
upon which a data-flow relation can be executed. It expresses control. The clock x̂ defines when
the signal x is present (its value is available). The clocks x and ¬x mean that x is true and false,
respectively, and hence present. A clock expression e is Boolean expression that defines the way a
clock is computed. 0 means never.
c ::= x̂ |x | ¬x e ::= 0 | c | e1 ∨ e2 | e1 ∧ e2
The decomposition of a process into the synchronous composition of clock and signal vertices is
defined by induction on the structure of p. Each equation is decomposed into data-flow functions
guarded by a condition, the clock x̂ of the output. This clock will need to be computed for the
function to be executed.
Notice the particular decomposition of a merge equation. The partial equations x = y and x = z
are differentiated by the true and false value of a boolean signal δ, which we call a differential clock.
A subtlety is that the sub-clock ¬δ is not locally defined while δ̂ and δ are. It is non-constructively
defined by the difference between ẑ and ŷ.
G[x=y pre v]=(x̂ ⇒ x = pre (y, v)) |(x̂ = ŷ)
G[x=y when z]=(x̂ ⇒ x = y) |(x̂ = ŷ ∧ z)
G[x=y default z]=( (δ ⇒ x = y) |(δ̂ = x̂)
|(¬δ ⇒ x = z) |(δ = ŷ)
|(x̂ = ŷ ∨ ẑ))/δ
G[p |q]=G[p] |G[q]
G[p/x]=G[p]/x
Separation of concerns For the sake of a clear separation of concerns, the form of the graph Gp
of a process p is decomposed into its clock vertices Cp, that defines its control and timing model,
and signal vertices Sp, that define its (untimed) data-flow.
The set of bound signal names Xp of Gp is further extracted by commutativity and for any sub-
stitution (G/x) |H = ((G[y/x]) |H)/y of x by y 6∈ vars(G)∪vars(H) in G to yield the decomposition
of the graph Gp of a process p as
Gp=
def(Cp |Sp)/Xp
Example 3 Let us construct the graph of the crossbar switch. It can modularly be defined by one
instance of the toggle and two instances of the router.
Gswitch
def
= ((Gtoggle/stδ) | (Groute1/δ1) | (Groute2/δ2))
Each functionality of the switch can then be further decomposed into its untimed data-flow graph
and its specific timing model expressed by clock relations.
Stoggle
def
=(ŝ ⇒ t = s pre true )
|(δ ⇒ s = not t)
|(¬δ ⇒ s = t)
Ctoggle
def
=(ŝ = r̂)
| (δ̂ = ŝ)
| (δ = ŝ ∧ r)
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For all 0 < i 6= j ≤ 2, we note e1i = ŷi ∧ s and e
2
j = ŷj ∧ ¬s in the definition of the router.
Sroutei
def
=(δi ⇒ xi = yi)
|(¬δi ⇒ xi = yj)
Croutei
def
=(x̂i = δ̂i) |(δ̂i = e
1
i ∨ e
2
j )
| (δi = ei)
Notations The remainder requires a couple of notations to be defined: we write G |= e = f iff
the system of Boolean equations Cp in G implies that e = f always holds.
In addition, and for all process p and all boolean signal x in p, we assume that Cp |= x̂ = x∨¬x
and Cp |= x ∧ ¬x = 0. We note c ≤ d for syntactic clock inclusion: x < x̂ and ¬x < x̂ and x̂ ≤ x̂.
We write vars(p) for the set of free signal names of a process p. The free signals of a process
are those which appear in equations and whose scope is not bound by restriction. The free output
signals out(p) of a process p are free signal names occurring on the left-hand side of equations.
The free input signals in(p) of a process p are the remainder vars(p)\out(p). The state variables
state(p) of a process p are bound signals x ∈ Xp defined by a delay equation.
Control-flow analysis The flow analysis of graphs Gp comprises control-flow aspects whose aim
is to determine signal clocks from the information available to the process p: its input signals
interface and its clock relations Cp.
To this end, the relation c ≺ C is defined between a clock c and the set of supposedly known
clocks C is can be deduced from in order to express it by a Boolean function f that satisfies
Cp |= c = f(C).
Definition 6 The clock c is computable from the input signals in(p), written c ≺ C, iff
- if x ∈ in(p) and c ≤ x then c ≺ {c}
- if x ∈ state(p) and x̂ ≺ C and c < x̂ then c ≺ {c}
- if c1 ≺ C and Cp |= c1 = c2, then c2 ≺ C
- if c1 ≺ C1, c2 ≺ C2 and Cp |= d = c1 ∨ c2 or d = c1 ∧ c2
then d ≺ C1 ∪ C2
The clocks of p are computable iff for all bound signals x ∈ Xp of p and all c ≤ x there exists C
such that c ≺ C.
Example 4 Let us recall the graph of the switch in example ??. We observe that the clocks ŝ and
¬δi cannot be computed.
(x1, x2) = switch(y1, δ1, y2, δ2)
def
=
(
toggle(s, r) |x1 = route(s, δ1, y1, y2)
|x2 = route(s, δ2, y2, y1)
)
/s
We need to synchronize ŝ to some input and export the signals δi. In doing so, we observe that
r is redundant and that δ can be defined by the δi.
toggle(s, δ1, δ2)
def
=


(s = ( not twhen δ) default (twhen not δ)
|(t = s pre true ) |(s sync δ sync (δ1 default δ2))
|((when δ) sync (when δ1 default when δ2))

 /rδ
Each δi can be seen as a flag coming along with yi to decide whether to toggle the switch
independently of the other (yj , δj) pair.
x = route(s, δ, y, z)
def
= ((x = (y when s) default (z when not s)) |(δ sync y))
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Data-flow analysis relates the vertices of a graph G by a scheduling relation g  h. It is
defined iff the name defined by g can eventually be used by h. Two non-causal vertices are said
independent, noted g ≶ h, and then they are either exclusive, written g#h, synchronous, written
g ∼ h, or concurrent, written g  h.
Definition 7 Two signal vertices g, h ∈ Sp are causal, written g  h, iff def(g) ∈ use(h), fun(h) 6=
pre and Cp |= ĝ ∧ ĥ 6= 0. They are independent, written g ≶ h, iff g 6 h and h 6 g.
Two independent vertices g and h are exclusive, written g#h, iff Cp |= ĝ ∧ ĥ = 0. They are
synchronous, written g ∼ h, iff Cp |= ĝ = ĥ.
Two independent vertices g and h are either connected, written g#̃h, iff g#h or g ∼ h, or
concurrent, written g  h, iff ¬g#̃h.
Definition ?? provides a complete structure for the vertices of a data-flow graph: two vertices
are either causal or independent. Two independent vertices are either concurrent, synchronous or
exclusive.
Example 5 In the case of the switch, we have the following signal and clock vertices:
S =

















gs1
def
=(δ ⇒ s = ¬t)
gs2
def
=(¬δ ⇒ s = t)
gt
def
=
(
t̂ ⇒ t = s pre true
)
gxi1
def
=
(
e1i ⇒ xi = yi
)
gxi2
def
=
(
e2i ⇒ xi = yj
)
and C =











ŝ=t̂ = δ̂
δ=δ1 ∨ δ2
¬δ=¬δ1 ∧ ¬δ2
ŷi=δ̂i
x̂i=e
1
i ∨ e
2
j
e1i =ŷi ∧ s
e2i =ŷi ∧ ¬s











We have the following relations among the signal vertices:
gs1#g
s
2
gx11 #g
x1
2
gx21 #g
x2
2
gx11 #g
x2
2
gx12 #g
x2
1
gtgsi
gsig
x1
1
gsig
x1
2
gsig
x2
1
gsig
x2
2
gx11 g
x2
1
gx12 g
x2
2
and p is schedulable according to the following definition.
Event grammars A notion of grammar establishes the duality between the automaton and the
graph of a process p by linking these representations. The grammar Mp of a process p consists
of signal vertices related by the connectors , # ∼ and . It can be viewed as a refinement of
data-flow graph Gp which make the event structure implied by the clock relations Cp explicit.
M,N ::= g |M  N |M#N |M ∼ N |M  N grammar
To construct the event grammar of a process, we make use of a few functions to manipulate the
graph structure implied by the relation of causality. The immediate successors and predecessors
of a vertex g in a graph G are noted succg(G) and predg(G) and their transitive closures succ
∗
g(G)
and pred∗g(G), respectively. The minimal and maximal vertices of a graph g are noted min(G) and
max(G). The neighbors of g in G are nextg(G) = ∪h∈predg(G)succh(G).
predg(G)={h∈G |hg}
succg(G)={h∈G | gh}
min(G)={g∈G | ∀h∈G, h 6g}
max(G)={g∈G | ∀h∈G, g 6h}
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Definition 8 The grammar M is defined from the signal vertices of a graph S by the function
fork(S). We write forkg(S) for the prefix of g in the grammar fork(S).
fork(S) = let mi=1(#̃
ni
j=1gi,j) = (max(S))#̃
in mi=1
(
#̃nij=1 (fork (pred
∗(gi,j)))  gi,j
)
The partition S#̃ = (Si)
n
i=1 of a set of independent signal vertices S into exclusive vertices is defined
by S = ]ni=1Si and, for all 0 < i, j ≤ n, for all (g, b) ∈ Si ×Sj, (g#̃h ⇔ i = j) and (g  h ⇔ i 6= j).
A sequential component of M is a sub-grammar that does not contain a concurrency or syn-
chrony relation (only  or #).
Example 6 As an example, the grammar of the switch is Mswitch and the prefix of g
x1
1 is g
t 
(gs1#g
s
2). The grammar g
t  (gs1#g
s
2)  (g
x1
1 #g
x1
2 ) is a sequential component of Mswitch and
gt gs1 g
x1
1 one of its threads.
Mswitch
def
= gt  (gs1#g
s
2)  ((g
x1
1 #g
x1
2 )  (g
x2
1 #g
x2
2 ))
A thread T is a sequence of signal vertices that represents the possible scheduling of a transition.
We call |T | its length and Ti its ist element. The threads join(M) of a grammar M are constructed
by structural induction
join(g)=g
join(M#N)=join(M) ∪ join(N)
join(M  N)={TU | (T,U) ∈ join(M) × join(N)}
join(M ∼ N)=join((M  N)#(N  M))
join(M  N)=join((M ∼ N)#M#N)
7 Decision procedures
The control and data-flow analysis of a process define an event structure represented by a grammar
Mp that allows us criteria upon which a process p can be guaranteed to be weakly-endochronous.
Determinacy and schedulability First, we show that checking a process p deterministic and
step independent amounts to the satisfaction of clock relations in Cp, some of which being related
to the causal structure implied by its graph Gp.
Let (g, h) two signal vertices of a graph Gp. If g  h then (ĝ ∧ ĥ) ⇒ def(g) 
∗ def(h). If
e1 ⇒ x 
∗ y and e2 ⇒ x 
∗ y then (e1 ∨ e2) ⇒ x 
∗ y. If e1 ⇒ x 
∗ y and e2 ⇒ y 
∗ z then
(e1 ∧ e2) ⇒ x 
∗ z.
Definition 9 A process p is schedulable iff e ⇒ x ∗ x implies Cp |= e = 0 for all x. A process p
is predictable iff its clocks are computable and all distinct vertices g 6= h of Sp such that def(g) =
def(h) are exclusive g#h.
A schedulable and predictable process p is deterministic and step-independent.
17
Independence Second, grammars provide the necessary framework to finitely explore the state-
space of a process and define decision procedures for the properties of clock and choice-independence.
We write S|I for the restriction of S on vertices that have used or defined variables in I.
Definition 10 Two threads T and U are compatible on I, written T ./I U , iff vars(T ) ∩ I =
vars(U) ∩ I and for all 0 < i, j < |T |, |U |, ¬Ti#Uj. Two grammars are compatible, written M ./I
N , iff T ./I U for all (T,U) ∈ join(M) × join(N). Two processes p and q are compatible I =
vars(p) ∩ vars(q) iff Mp ./I Mq.
Definition 11 A process p is conflit-free iff, for all g, h ∈ S = (Sp)|vars(p),
• if g  h then for all (g′, h′) ∈ predg(S)× predh(S), g
′ 6= h′, use(g′)∩ use(h′)∩ vars(p) = ∅ and
g′ ≶ h′.
• if g#h and forkg(S) ./vars(p) forkh(S) then there exists (g
′, h′) ∈ nextg(S) × nexth(S), g ∼ h
′
and h ∼ g′.
A conflict-free process p is clock and choice independent: for instance, the grammar of the
switch restricted to its free variables is conflict-free: (gx11 #g
x1
2 )  (g
x2
1 #g
x2
2 ). At last, Definition ??
summarizes the above and defines a notion of weak controllability that is sufficient for a process to
be weakly endochronous and a pair of processes weakly isochronous.
Definition 12 A process p is weakly controllable iff it is schedulable, predictible and conflict-free.
Two processes p and q are mutually controllable iff p and q are compatible and p |q is schedulable.
Our main result is in accordance to this definition.
Theorem 2 If p is weakly controllable then Ap is weakly endochronous. If p and q are weakly and
mutually controllable then Ap and Aq are weakly isochronous.
8 Synthesis
We define the procedure for synthesizing a weakly-endochronous automaton starting from a weakly
controllable process p. The function Comp(p) uses four basic code generation operators to con-
struct an automaton meeting the property of weak endochrony. It is additionally associated with
sequential C-like pseudo-code simulating the behavior of the generated automaton.
Synthesis operators We use four basic operations on nodes A and B to assemble the automaton
of a process p. The depiction ◦ A // ◦ stands for a transition system A whose initial and final
states are exposed left and right and can be unified to others as, e.g., in ◦ A // ◦ B // ◦
where the final state of A is the initial state of B.
A node A can be decomposed into its activation clock cA and two transition systems RA and
WA (each of them with one initial state and one final state): RA is used to read the signal and define
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the clock cA and WA to write the signal defined by A. Pseudo-code is equivalently decomposable
into A=defRA; if cA then WA.
A
def
= ◦ RA // ◦
?cA=1//
?cA=0
88◦ WA // ◦
The function And(A,B) serializes the execution of B after A. Its pseudo-code is (R, c,W ) =
(RA, cA, WA; B).
And(A,B) = ◦ RA // ◦
?cA=1//
?cA=0
55◦ WA // ◦ B // ◦
The function Or(A,B) either performs A or B upon the value of the exclusive clocks cA and
cB . The sequential pseudo-code simulating its behavior consists of R = RA; RB, c = cA || cB and
W = if cA then WA else if cB then WB.
Or(A,B) =
◦ WA

◦ RARB // ◦
?cA=1?cB=0 33
?cA=0?cB=1
++
?cA=0?cB=0 // ◦
◦ WB
HH
The function Any(A,B) executes none, either or all of two concurrent nodes A and B upon the
availability of the clocks cA and cB : Any(A,B) = Or(And(A,B),And(B,A)).
Synthesis of a graph The synthesis of the automaton or pseudo-code for a graph consists of an
inductive decomposition of its grammar and is defined by the function Comp(M)X .
Comp(M  N)=And(Comp(M),Comp(N))
| Comp(M#N) =Or(Comp(M),Comp(N))
| Comp(M ∼ N) =Any(Comp(M),Comp(N))
| Comp(M  N) =Any(Comp(M),Comp(N))
| Comp(g) =(Rcv(g),Clk(g),Snd(g))
The auxiliary functions Rcv and Snd handle the actions of reading input clocks and writing the
output signal of a vertex g. The function Rcv(g) defines the clock of a signal vertex g by the set C
of clocks satisfying ĝ ≺ C and by the Boolean function f satisfying Cp |= ĝ = f(C). Its pseudo-code
is All(Chk(C)); snd(cx, f(vc1 ..vcn) where the presence of an input signal x is defined by the boolean
variable cx.
Rcv(g) = ◦ (All(Chk(c) | c ∈ C)) // ◦
!cx=f(vc1 ..vcn)// ◦ where x = def(g)
and x̂ ≺ {c1..n}
and CP |= x̂ = f(c1..n)
The auxiliary function Chk(c) defines the label l that checks a the presence of a clock c and defines
the variable vc. Pseudo-code, depicted on the right, uses the function chk(x), that returns the
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presence/absence status of the signal x, and the function rcv(x), that reads a value from the input
buffer of x. To allow for reading signals multiple times and writing them only once, read signals are
marked and marked signals are only flushed upon finalization of the reaction. By contrast, written
signals are flushed immediately in the buffer to allow for other processes to read them.
Chk(x̂) =?cx = vcx̂ cx̂ = chk(x)
| Chk(x) =?x = vx vx = chk(x) ? rcv(x) , 0
| Chk(¬x)=?x = ¬v¬x v¬x = chk(x) ? !rcv(x) , 0
The auxiliary function All(A,B) combinatorially schedules the read labels l1 and l2 and can be
simulated by l1; l2.
All(l1, l2) =
◦ l2
$$H
HH
◦
l1 ;;vvv
l2
$$H
HH
l1l2 // ◦
◦ l1
;;vvv
The function Snd(g) defines the action of a signal vertex g. It first reads its used signals y1..n and
then writes its defined signal x. The auxiliary function Get(x) is defined by (?x = vx) and has
pseudo-code vx = rcv(x).
Snd(c ⇒ x = f(y1..n)) = ◦ (All (Get(yi)
n
i=1))
// ◦
!x=f(vy1 ..vyn)// ◦
Notes The synthesis of a delay statement fun(g) = pre is best depicted by pseudo-code. It
defines a local variable zx initialized to v that stores the vy upon finalization of a reaction to then
load it as the previous value of y at the next reaction. The corresponding automaton is built by
duplicating the transitions from and to the states corresponding to the possible values of x.
bool zx = v; // initialize...
vy = rcv(y);...
vx = zy;
snd(x, vx);...
zx = vy; // finalize
Example 7 The execution of the switch consist of statically scheduling the pseudo-code of its gram-
mar:
Aswitch
def
= And
(
At,And (Or (As1, A
s
2) ,Any (Or (A
x1
1 , A
x1
2 ) ,Or (A
x2
1 , A
x2
2 )))
)
The code of vertices consists of the following read, clock and write actions:
Rt
def
=All(Rδ̂1 , Rδ̂2)
Rs1
def
=All(Rδ1 , Rδ2)
Rs2
def
=All(R¬δ1 , R¬δ2)
Rxi1
def
=All(Rŷi , Rs)
Rx12
def
=All(Rŷ2 , R¬s)
Rx22
def
=All(Rŷ1 , R¬s)
Rŷi
def
=(cyi=chk(yi))
Rδ̂i
def
=(cδi=chk(δi))
Rs
def
=(vs=chk(s)?rcv(s), 0)
R¬s
def
=(v¬s=chk(s)?!rcv(s), 0)
Rδi
def
=(vδi=chk(δi)?rcv(δi), 0)
R¬δi
def
=(v¬δi=chk(δi)?!rcv(δi), 0)
And last, the clock and write actions in the code of vertices is as follows:
cs1
def
=vδ1 ||vδ2
cs2
def
=(v¬δ1&&v¬δ2)
ct
def
=cδ1 ||cδ2
cxi1
def
=cyi&&vs
cx12
def
=cy2&&!vs
cx22
def
=cy1&&!vs
W s1
def
=snd(s, !vt)
W s2
def
=snd(s, vt)
W t
def
=vt = zs; snd(t, vt)
W xi1
def
=snd(xi, vyi)
W x12
def
=snd(xi, vy2)
W x22
def
=snd(xi, vy1)
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One may consider an implementation of the above using a generic scheduler, in a way related yet
more general than that proposed in [?]. Our method allows execution of n separately compiled
sequential components defined by arrays of guards R, clocks c and actions W by implementing the
function Any(n,R, c,W ) as follows:
Any(n, R, c, W) {
i = 0;
for(i = 0; i < n; i + +)
d[i] = 0;
do {
...
...
a = 0;
for(i = 0; i < n; i + +) {
if !d[i] {
(R[i])();
if c[i] {...
...
(W[i])();
d[i] = 1;
a = 1;
}}}} while a
}
Weak isochrony for free In the proposed code generation scheme, we observed that separately
compiled vertices and sequential components could be executed in sequence, statically scheduled,
dynamically scheduled or distributed without affecting the meaning of the process provided the
static properties of weak-controllability to be satisfied and hence the control-structure of the process
not broken.
In particular, distributed code generation schemes previously proposed seamlessly apply to
the present scheme. These technique mainly consist of optimizing clock exchanges between com-
municating distributed processes. We observed that the property of weak-controllability requires
few synchronizations for a process to form a compilation or distribution unit, much fewer than
endochrony (Section ??).
Nonetheless, our simple and modular code generation scheme could of course be greatly op-
timized, for instance by keeping track of the clock defined and signal read along a given thread.
However, and to that respect, the aim of the present article was primarily to demonstrate feasibility.
9 Conclusions
The synchronous paradigm was originally proposed as a conceptual framework to ease the computer-
assisted design of embedded systems by abstracting timing issues with an idealized mathematical
models in which communication and computation take no time. In this framework, timing prop-
erties of causality and synchrony can be represented in relational algebra to ease compilation and
verification. While specification and symbolic verification are thereby greatly simplified, implemen-
tation issues and physical mapping remain equally complex tasks and a conceptual gap apparent.
To bridge this gap, the topics of desynchronization proposes models and algorithms to map the
synchronous and functional model of a system on its virtual execution architecture by imposing
strong synchronization constraints to local and synchronous modules and incurs an equally strong
synchronization scheme to global communications that, in the end, maximizes both bandwidth and
latency.
The micro-step automata theory of Potop et al. and the data-structures and algorithms pre-
sented in this article allow us to attack the central issue of locally minimizing synchronization
constraint and preclude optimized global communication synthesis schemes to be accordingly de-
fined.
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